

BACKPLANE POWER DISTRIBUTION SYSTEM

CROSS REFERENCE TO RELATED APPLICATION

12 This application is a ^{Continuation-in-part application} ~~divisional application~~ under 37 CFR 1.53 of 08/615,154
A filed 12 March 1996, which is hereby incorporated by reference ^{in its entirety.}

FIELD OF THE INVENTION

5 The present invention relates generally to computer system backplanes and, more particularly, to powerplanes for distributing power in backplanes.

BACKGROUND OF THE INVENTION

10 A computer system backplane typically is a multi-layer substrate comprising a plurality of conductive layers interweaved with a plurality of dielectric layers. The backplane carries a plurality of parallel multiterminal sockets that receive in an edgewise manner circuit boards on which computer system components are constructed. Some of the backplane conductive layers are used for signal propagation. Other conductive layers are used to distribute the power necessary for system operation. These conductive layers are known in the art as powerplanes and are
15 generally in the form of solid sheets of conductive material such as copper.

20 Each multiterminal, socket typically includes a plurality of pins which pass through small, plated vias bored through the layers of the backplane. Each pin makes contact with a desired one of the backplane conductive layers. Where no connection to a particular conductive layer is desired, a region surrounding the via through that conductive layer is insulated to prevent the pin from making contact. The plated vias

are sized relative to the connector pins for a press fit. Power supply connections are made in a generally similar manner.

In each powerplane, some of the plated vias make contact with load pins, i.e., pins coupled to the circuit boards received by the sockets. Other vias are connected to source pins coupled to a power supply.

It will be appreciated that due to design constraints the source pins are not always centered between the load pins, leading to unequal distribution of current over the powerplanes and unequal current sharing among the load pins. For example, load pins having a shorter linear distance to the source pins will have a lower resistance with respect to the source pins and thus will source more current than load pins further from the source pins. To avoid exceeding the current rating of the load pins closest to the power source, smaller power levels are required. This results in inefficient use of the current sourcing capacity of the for distant load pins.

An attempt to equally distribute current has been made using a stepped backplane configuration. See U.S. Patent No. 4,450,029 to Holbert et al. In a stepped backplane, the conductive and dielectric layers are laminated while having the same transverse extent. An edge of the backplane is then milled to expose the conductive layers in a stepped fashion. Rectangular bus bars are then mounted to the exposed conductive layers to provide a parallel power distribution. The step backplane however fails to provide equal current over the length of the powerplanes and thus fails to provide equal current to each load pin. Moreover, stepped backplanes are costly as they require post lamination milling.

Consequently, there exists in the industry a need to provide a cost effective method for evenly distributing current to the load pins of a powerplane. The present invention addresses this need as well as other needs.

SUMMARY OF THE INVENTION

5 The present invention is a powerplane for use in a backplane power distribution system. The backplane includes a conductive sheet for distributing power from a power source to a load. The powerplane further includes source locations and load locations for coupling the conductive sheet to a power source and a load. The conductive sheet is provided with impedance variations for balancing the resistance of the conductive sheet between the source locations and load locations, thereby promoting even distribution of current to the load locations.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Figure 1 is a sectioned, perspective view of a conventional backplane with a thickness greatly exaggerated relative to the transverse dimensions; and

15 Figure 2 is a plan view of an exemplary powerplane conductive layer of a backplane showing the structural features of an embodiment of the invention to vary the resistance along the dimensions of the backplane;

20 Figure 3 is a plan view of a powerplane conductive layer of a backplane showing the structural features of an alternative embodiment of the invention to vary the resistance along the dimensions of the backplane; and

Figure 4 is a perspective view of a circuit board coupled to the powerplane.

DETAILED DESCRIPTION OF THE EMBODIMENTS

Referring now to the drawings, and more particularly to Figure 1, there is shown a backplane 10 for use in a system requiring power distribution, e.g., a computer system. Backplane 10 is typically a laminated structure comprising a plurality of alternating conductive layers 12a-i and interweaved dielectric layers 14ab, 14bc,... and 14hi. The conductive layers may be implemented with copper, gold, silver-palladium, alloy, tungsten, etc. The dielectric layers may be fiberglass-epoxy composites. It is noted that the conductive and dielectric layers have been numbered such that each conductive layer has a single letter associated with it and each dielectric layer has associated therewith the two letters that are associated with the immediately neighboring conductive layers. The conductive layers may be less than 50 microns thick. Thus, it is important to note that the thickness of backplane 10 has been exaggerated in order to show the conductive and dielectric layers clearly.

Backplane 10 provides electrical communication between a power source and various functional units or loads. For example, in a computer system, the functional units may be circuit boards carrying electrical components. Some of the conductive layers 12a-i may be signal layers for signal propagation while other layers may be powerplanes for providing particular direct current (DC) voltage levels to the functional units. For example, in computer systems, the DC voltage levels are typically 5 volts, 3.3 volts, or even lower. In the exemplary embodiment, conductive layers 12a and 12i are signal layers and layers 12b-h are powerplanes.

Backplane 10 is provided with an array of locations for coupling the backplane 10 to functional units. For example, the locations may be connector straps or pads, wiring networks, etc. In the exemplary embodiment, the locations are holes or vias

which receive load pins ^{locations} that are relatively near 20 and distant 22 to source pins 30.

The formation of vias 15 is described more fully hereinbelow. The number of load pins 20, 22 and the number of source pins 30 vary according to the environment in which backplane 10 is used. In computer systems, the number of load pins 20, 22 depends on the number of circuit boards to be plugged in backplane 10 as well as the power requirements of the circuit boards and the current carrying capability of the pins. The number of source pins 30 depends on similar variables. Load pins 20, 22 and source pins 30 extend through the layers of backplane 10 and into sockets mounted on backplane 10. The sockets may include resilient contacts for coupling the contacts on a functional unit, e.g., a circuit board or a power supply, to load pins 20, 22 or source pins 30. Figure 4 illustrates a circuit board 52 coupled to a socket module which is connected at load pins 20 to the powerplane 50.

In the exemplary embodiment, load pins 20, 22 and source pins 30 are press-fit into backplane 10. In alternative embodiments, the load pins 20, 22 and the source pins 30 may be soldered or bolted down to the backplane 10, or the functional units may contain the pins for insertion into the array of vias 15 provided by backplane 10. Vias 15 may be plated so that a corresponding pin makes contact with a desired one of the backplane conductive layers, whether a signal layer or a powerplane, as shown as 18b and 18h on Figure 1 where plated vias contact conductive layer 12b and 12h, respectively. Where connection to a given layer is not desired, a region may be provided surrounding the hole through that particular conductive layer to insulate the conductive layer from the pin. Thus, backplane 10 has an array of pins passing through the powerplanes but making electrical contact with only certain conductive layers.

Figure 2 illustrates an exemplary powerplane 40 receiving load pins 20, 22 and source pins 30 for distributing power from a power source to functional units. Powerplane 40 is provided with the array of vias 15 as mentioned above and a plurality of resistances or impedance variations 42. In powerplanes, there is very little inductance, so the terms resistance and impedance are used interchangeably. Balancing the resistance is the main objective because by doing so, this will balance the current. It is also true, however, to say that the impedance is balanced because both the inductive part and the resistive part of the impedance will be balanced. Impedance variations 42 balance the resistance of powerplane 40 between source pins 30 and load pins 20, 22 as described hereinbelow. As shown in the exemplary embodiment of Figure 2, impedance variations 42 may be rectangular voids in the conductive sheet comprising powerplane 40 and may be provided in multiple rows, extending parallel to load pins 20, 22 and disposed between load pins 20 and source pins 30. Furthermore, in the exemplary embodiment, impedance variations 42 are spaced more closely near source pins 30 with the spacing gradually increasing as impedance variations 42 move further from source pins 30, i.e., d_1 is less than d_{x+1} is less than d_{n-1} is less than d_n , as illustrated in Figure 2.

It should be appreciated that the resistance between a load pin 20, 22 and a source pin 30 is a function of the resistivity and dimensions of the conductive material between the pins. In conventional powerplanes, i.e., those without impedance variations 42, load pins further from source pins have a higher resistance than load pins closer to source pins. This results from the increased length of the conductive material. By providing impedance variations 42 having an increasing spacing as described above, the resistance between source pins 30 and near load pins 20 increases relative to the resistance between source pins 30 and distant load pins 22. This

provides a more even ^{location-to source} ~~pin-to-source-pin~~ resistance for all load ^{locations} pins without changing the design of the ^{locations} ~~pin~~-layout. Accordingly, current is shared more evenly between load ^{locations} pins 20, 22 and the voltage difference between distant load ^{locations} pins 22 and near load ^{locations} pins 20 is reduced to near zero. As a result, the functional unit ^{locations} receives a stable voltage level for more reliable operation.

It is noted that the characteristics and/or location of impedance variations 42 may vary, provided the resistance between load ^{locations} pins 20, 22 and source ^{locations} pins 30 is substantially the same for all load ^{locations} pins 20, 22. For example, impedance variations 42 may be circular or noncircular, and the location of impedance variations 42 need not run substantially parallel to the load ^{locations} pins. In addition, impedance variations 42 may be provided singly or in multiple rows. Moreover, rather than being voids in powerplane 40, impedance variations 42 may be comprised of nonconductive material, or even conductive material having a resistivity greater than the resistance of the surrounding sheet, provided that in the later instance, the spacing between impedance variations 42 decreases as impedance variations 42 move away from source ^{locations} pins 30. In other embodiments, impedance variations 42 may comprise variations in the thickness of powerplane 40. For example, powerplane 40 may be thinner near source ^{locations} pins 30 and gradually thicken as it moves further from source ^{locations} pins 30. Figure 3 illustrates examples of noncircular resistances or impedance variations 42 which are not necessarily parallel to load ^{locations} pins 30. In Figure 3, resistances or impedance variations may represent voids or nonconductive materials or variations in the thickness of the powerplane 40 as described above.

Some of the above described structural features may be better understood with reference to an exemplary fabrication sequence. The first step involves providing the

DS, A
5A4

10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

5 conductive and dielectric layers for lamination. These layers may be provided as separate conductive and dielectric layers, or as a number of composite or dielectric only layers. Composite layers may include a copper-dielectric composite or a copper-dielectric-copper composite. In the latter composite, the dielectric layer is prepreg material having outer gel-cured layers and an inner completely cured layer.

10 Prior to lamination of all the layers to form the backplane, each conductive layer 12a-i is etched with an appropriate pattern. As noted above, load ^{locations} pins 20, 22 and source ^{locations} pins 30 typically pass through all the conductive layers 12a-i. Where a connection of a pin to a given layer is not desired, the etching step may remove appropriate material in the vicinity of a via 15 for the particular pin. During the etching step, impedance variations 42 may also be etched. Advantageously, no additional expense would be incurred by providing impedance variations 42 during etching. It is noted that impedance variations 42 may alternatively be provided, for example, by using a release agent such as silicone-impregnated tape or by providing a conductive material having a different resistivity than that of surrounding powerplane 40.

20 After etching, the various layers are laminated under heat and pressure to form a single rigid assembly. Vias 15 for load ^{locations} pins 20, 22 and source ^{locations} pins 30 may then be drilled through the rigid laminated structure and plated to facilitate contact to a desired conductive layer.

It will, of course, be understood that various modifications and additions can be made to the embodiments discussed herein above without parting from the scope or spirit of the present invention. For example, the powerplane may be employed in

[illegible][illegible]